Group to create standards and libraries to extend the flexibility and power of IBIS signal integrity models using carefully designed macros written in advanced languages such as Verilog-AMS and VHDL-AMS.
User Options:
All trademarks and copyrights within the FreeLists archives are owned by their respective owners. Everything else ©2007 Avenir Technologies, LLC. FreeLists is a service of Avenir Technologies, LLC.
