[SI-LIST] Re: (probably naive) FPGA PDS questions
- From: Ray Anderson <reanderson@xxxxxxxxxxxxx>
- To: reanderson@xxxxxxxxxxxxx, si-list@xxxxxxxxxxxxx
- Date: Mon, 28 Jun 2004 07:32:41 -0700
Upon re-reading my last message I realized that I should have added one
more statement relative to the anit-resonance phenomena. When I said
that the large hi-Z anti-resonance peaks seen in the ~100MHz region are
not seen at the die I should have qualified that with mention that that
is true if you have good on-package and/or on die decoupling in place.
-Ray
Ray Anderson wrote:
>The bright side is that if you look at the impedance profile at the Vdd/Vss
>nodes at the die, the anti-resonance peak is almost invisible (usually) as
>compared to looking at it at the package/pcb interface.
>
>
>
.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
