Hi Everyone, Just posted my latest Technical Tidbit: Technical Tidbit - July 2011 Measuring ESD Stress on a PCB (When Conventional Measurements Don't Work) This month's Technical Tidbit describes a useful method of measuring stress voltages on a PCB under ESD conditions. Abstract: Measuring voltage stress on components on a PCB under ESD conditions can be difficult as the ESD noise can inject error in the measurement. Often this error is larger than the voltage of the stress to be measured. A method of measuring voltage stress is discussed that has very high common mode rejection and low ESD induced error. The link is: http://emcesd.com/tt2011/tt070811.htm[1] Also my latest Blog on a common design rule violation and its effects is at http://circuitadvisor.com[2] . Doug -- ------------------------------------------------------- ___ _ Doug Smith \/ ) P.O. Box 1457 ========= Los Gatos, CA 95031-1457 _ / \ / \ _ TEL/FAX: 408-356-4186/358-3799 / /\ \ ] / /\ \ Mobile: 408-858-4528 | q-----( ) | o | Email: doug@xxxxxxxxxx[3] \ _ / ] \ _ / Website: http://www.dsmith.org[4] ------------------------------------------------------- --- Links --- 1 http://emcesd.com/tt2011/tt070811.htm 2 http://circuitadvisor.com 3 mailto:doug@xxxxxxxxxx 4 http://www.dsmith.org ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu