Ellis - This is very doable if you choose the right connectors and logic analyzer probes, and route the signals correctly. There are differential connector + probe solutions out there with < 2-3pF of total load. Check with HP and Tektronix. rjs ----- Original Message ----- From: <evillaf@xxxxxxxxx> To: <si-list@xxxxxxxxxxxxx> Sent: Tuesday, March 26, 2002 9:13 AM Subject: [SI-LIST] logic analyzer probes on LVDS > Gentlemen, > > I have a SPI4 bus running at 155 MHz DDR (LVDS) between > two Xilinx FPGAs that are placed right next to each > other. My boss wants to put LA headers on this bus > (positive signals only). Any comments? > > Thanks in advance. > Ellis > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > List archives are viewable at: > //www.freelists.org/archives/si-list > or at our remote archives: > http://groups.yahoo.com/group/si-list/messages > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > > > > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu