Tim, Thanks; this *is* what I'm after. I'll see if I can find a copy of the reference to learn more about the underlying analysis, but this will help me engineer an application-specific solution rather than just picking one and assuming it works. Thanks, Pat > > Pat, > > This is from Dally and Poulton Digital Systems Engineering > > > Max number of bit cells between transitions is given by > > N = tpd > ___ > > dF * tc^2 > > > tpd = timing margin budgeted to drift > dF = maximum frequency difference (Function of PLL) > tc = bit cell time > > > The maximum frequency difference is a function of PLL > bandwidth. A wider > bandwidth allows more drift > between pump cycles, but allow the pll to lock into frequency changes > faster. So, your question has to be taken > in the context of the pll filters. If you want to be able to > track faster > changes (i.e. more jitter tolerance) > you need more edges. If you are certain your system doesn't > jitter too > much, then you can get away with > lower edge rates. > > Is this the kind of stuff you are looking for? Let me know > and I will dig > up what I can. > > > Tim > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu