[image: Inline image 1]
Hi experts,
From above figure for PCIE slot, we find that there is about 4.4mm edge
fingers being stubs. From my simulation from 0-10GHz, this stub issue
becomes very serious from 4-10GHz. But 4.4mm is designed for mechanical
contact purpose. Do any one knows how we can overcome its SI defect?
--
best wishes,
Jun Zhang
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
