Hello Balamanikandan, Are you talking about DQ or CA bus, solder down or DIMM based ? On both you can try to tweek the length matching to shift any non montonics into regions where you don't care. On DQ you can also optimize ODT configuration settings for different Ranks. On CA you can add serial terminations and move you VTT termination to another place (also on DQ if reall required). for Clock you might have a chance to utlize additional clock drivers on your controller and implement a different topology Also with drive strenght settings you might ave a chance to reduce ringings .. These are the usual suspects and with some simulations you should be able to figure out a working configuration .. Best regards Hermann EKH - EyeKnowHow Hermann Ruckerbauer www.EyeKnowHow.de Hermann.Ruckerbauer@xxxxxxxxxxxxx Itzlinger Strasse 21a 94469 Deggendorf Tel.: +49 (0)991 / 29 69 29 05 Mobile: +49 (0)176 / 787 787 77 Fax: +49 (0)3212 / 121 9008 schrieb Balamanikandan K: > Hi, > *In DDr2 simulations, How to reduce ringing and non monotonous conditions > when we have a point to multipoint topology and unequal loads?* > > * * > > *Please suggest me some good ideas to overcome.* > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List forum is accessible at: http://tech.groups.yahoo.com/group/si-list List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu