Hi Guru:
I found one interesting thing on Intel 6-layer(S-VCC-S-S-GND-S) CRB about the
stitching via.
There are pairs of stitching GND via put around the differential signals(PCIe
gen3) transited from TOP to BOTTOM layer.
The differential signal is VCC reference on the TOP layer and GND reference on
the BOTTOM layer.
My understanding for the stitching via is to provide the return path (GND
reference transited to another GND reference)
But in the Intel CRB I had on hand, these stitching vias are only connected to
one GND layer. What's the purpose?
Using capacitor to connect VCC/GND will be better, right?
Best Regards,
Kevin Hou
Confidential Information:This message is sent to the intended recipient and may
contain privileged or confidential information. If you received this
transmission in error, please notify the sender with a replying e-mail and
delete the message and any attachment.Transmission Caveat and Virus Alert:
Internet communications cannot be guaranteed to be timely, secure, error or
virus-free. The sender does not accept liability for any errors or omissions.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu