> According to the TCO measurement, TCO include Internal > Logic delay and external buffer delay. I am assuming by "external buffer" you mean the buffer, internal to your device, that drives the output (external) signal. Is that what you meant? > I use the IBIS model and the measurement circuit to > measure the external buffer delay. Be careful about this. IBIS does not necessarily model the external buffer delay. The IBIS model may represent just a portion of the buffer, or it may include more than the buffer. All you know is that IBIS describes how the buffer drives the output node. If you set up a simulation and measured the delay from the "input" of the IBIS model to its output, it is a relatively meaningless measurement. Aside from that, there are many reasons why the internal logic would appear to have a negative delay. One is if the device incorporates a PLL for the clocks. Another happens because of different loading conditions. If your calculation results in a negative number and you know you are doing the right calculations and using the right methods, then use the negative number, not zero. Why do you need to separate the internal logic delay from the output buffer, anyway? Why not just treat your device as one block that has no such boundary? (Perhaps my assumption above was incorrect?) Regards, Andy ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu