[SI-LIST] Stitching Vias

  • From: <krishna@xxxxxxxxxxxxxxxxxxx>
  • To: <si-list@xxxxxxxxxxxxx>
  • Date: Fri, 9 Mar 2012 09:41:46 +0530


I am new to the concept of Stitching Vias and capacitances in PCBs.

Hence I request the experts in this forum to help me understand the


1.      What are stitching vias?
2.      Why are they needed?
3.      How to determine how many stitching vias are required for a given
layer stack up and signals?
4.      How far or close they should be to the signal vias if they are to be
decided with respect to the location of signal vias?
5.      One Layout Engineer was recently talking about stitching
capacitances in the inner layers for making the power planes to behave like
a good reference plane (similar to a ground plane)? I couldn't understand
what he was talking about. Please help.
6.      Is stitching capacitance same as stitching vias? When are they
7.      Are there any reference texts or app notes available to know these


Please help.


Thank you very much,


With Thanks and Best Regards,


To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List forum  is accessible at:

List archives are viewable at:     
Old (prior to June 6, 2001) list archives are viewable at:

Other related posts: