[SI-LIST] Shielding clock traces on PCB's
- From: "Coombs, William B. \(US SSA\)" <william.coombs@xxxxxxxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Tue, 2 Jan 2007 14:02:43 -0500
=20
Hello all,
In regards to noise reduction, how effective do guard traces
seem to be?
Iv'e experimented with Hyperlynx by simulating my clock lines=20
on the spectrum analyzer. These clock lines were simulated with=20
and without grounded guard traces wrapped around the clock traces.=20
The results showed little to no noise reduction with the addition
of the guard traces.
The clock lines & guard traces were routed on an internal layer in=20
a dual-stripline Stackup.
Thanks.
William B. Coombs
BAE Systems
(973)636-7463
Email:William.Coombs@xxxxxxxxxxxxxx
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
