[SI-LIST] Re: Setup-Hold Equations for Source Synchronous Design

  • From: "Schimmel Fred-MGI2080" <fschimmel@xxxxxxxxxxxx>
  • To: <John.Hill@xxxxxxxxxx>, <Cclewell@xxxxxxxxxxxxx>, <nrpatel@xxxxxxxxxxx>
  • Date: Thu, 31 Aug 2006 17:55:50 -0400

John,


There is an updated spec on the jedec website which corrects the Vih(ac)
& Vil(AC) to 0.31v. (apparently this is the intended value, and the spec
you viewed had some production issues)

See http://www.jedec.org/download/search/jesd8-9b.pdf

Fred

-----Original Message-----

BTW, the book identifies Vih(ac) and Vil(ac) at 0.31, but the
specification has 0.35. Is this an old specification?

http://download.micron.com/pdf/misc/sstl_2spec.pdf#search=3D3D%22sstl_2%2=
2

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: