Hi all, I did SSO simulation using I/O cell spice model, package models, Transmission line model and i/p model of the receiver. I could see the quite node is getting noise because of the neighborhood I/O pads are switching simultaneously. The quite node noise is crossing the Vil(max), assuming the pad is driven with DC 0v (gnd). But the noise is like pulses with triangular like shapes. I'm having difficulty in deciding whether this can cause the problem in the receiver. I mean, at what pulse duration, at a particular voltage above Vil, can cause false i/p to the receiver. Like Vil(max), are there any parameters which describes the minimum energy required to consider as an i/p by the receiver? Regards Canes. ____________________________________________________________________________________ Looking for earth-friendly autos? Browse Top Cars by "Green Rating" at Yahoo! Autos' Green Center. http://autos.yahoo.com/green_center/ ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu