[SI-LIST] SI contract opportunity in California
- From: "Kevin Pierpoint" <kevin_pierpoint@xxxxxxxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Fri, 24 Oct 2003 10:17:57 -0700
Hello Guys. I am in need of the following type consultant for a 6 month project
in San Jose, CA:
This group out is supporting a group which is developing a "test" chip. It
looks like they have the board design expertise, so they just need a strong
Signal Integrity "expert"....as they referred to it. So your role will be SI
analysis and simulations using SPICE and/or specctraquest. These boards are
running at 200-300 mghz, so having high-speed board design experience is very
important to them. The other piece of the project that is key is the SDRAM/DDR
memory interface experience, and the SSTL I/O's that go along with it. Here is
a breakdown of what is required:
Musts:
- Signal integrity
- HSPICE
- SDRAM/DDR
- SSTL (I/O)
- understand up high speed (200-300 mghz) board designs
Plus:
- specctaquest (highly preferred but not required)
- HSTL
- RLDRAM
PLease contact ASAP if qualified and able to commit to 40 hrs/week onsite in
California.
Regards,
Kevin D. Pierpoint
Technical Recruiter
Oxford & Associates, Inc.
(w) 408-245-3915 x111
(c) 408-242-1518
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts: