[SI-LIST] Practical Analysis Of Backplane Vias
- From: <colin_warwick@xxxxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Fri, 3 Apr 2009 09:53:41 -0600
Hi,
RF Global Net are offering a download of a white paper that my Agilent
colleagues Sanjeev Gupta and Mike Resso co-wrote with Eric Bogatin (Bogatin
Enterprises) and Lambert Simonovich (Nortel):
"Practical Analysis Of Backplane Vias"
In this paper, Dr. Bogatin and his co-authors show how accurate, verified
models for vias in a multilayer circuit board are necessary to predict link
performance in the multi-gigabit-per-second regime. It describes a method for
using measurements on a test vehicle to build a high-bandwidth, scalable model
of long vias, including the through- and stub-effects. This model can then be
used in Agilent's Advanced Design System for simulation. The methodology
provides valuable insight into the root causes of performance limits and how to
overcome them.
http://www.rfglobalnet.com/download.mvc/Practical-Analysis-Of-Backplane-Vias-0001
Enjoy!
-- Colin
http://signal-integrity-tips.com <http://signal-integrity-tips.com/>
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
