[SI-LIST] Re: Pin/bump # of a chip
- From: Ray Anderson <reanderson@xxxxxxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Tue, 14 Sep 2004 07:10:54 -0700
lei luo wrote:
>Hi,
>I am trying to find out which chip has the largest pin/bump numbers so far.
>Virtex4 FPGA has 960 signal I/Os(480pairs). Have you see any other chips
>having larger pin/bump numbers? And how much signal I/Os do they have? I
>imaging advanced ASIC chips will have more pins.
>
>Pin/bump number is mainly constrained by packaging issue and routing density
>of PCB. We are trying to find some other way to enable much higher "Pin"
>density.
>
>Thanks in advance,
>
>Lei Luo
>Research Assistant
>ECE @ NC State Univ.
>------------------------------------------------------------------
>
>
Some of the latest Sparc processors have about 2500 pins in a 1mm pitch
package.
-Ray
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
