Schematic of the model can be seen here: https://sites.google.com/site/wb6tpu2/home/decap_schematic-1 (click on the Attachment "View" link) -Ray Xilinx Inc. -----Original Message----- From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx] On Behalf Of Jory McKinley Sent: Thursday, May 12, 2011 8:03 PM To: Andrew Ingraham; si-list@xxxxxxxxxxxxx Subject: [SI-LIST] Re: Parallel Inductor in Capacitor !!! Hello Andy, It looks like a model fit with these pairs in parallel: L6 and C6 in parallel L7 and C7 in parallel L8 and C8 in parallel -Jory ________________________________ From: Andrew Ingraham <a.ingraham@xxxxxxxx> To: "si-list@xxxxxxxxxxxxx" <si-list@xxxxxxxxxxxxx> Sent: Thu, May 12, 2011 7:40:50 PM Subject: [SI-LIST] Re: Parallel Inductor in Capacitor !!! Did you trace out the subcircuit? Those inductors (in fact all four of them) are in series with C1. Andy ------------------------------------------------------------------ This email and any attachments are intended for the sole use of the named recipient(s) and contain(s) confidential information that may be proprietary, privileged or copyrighted under applicable law. If you are not the intended recipient, do not read, copy, or forward this email message or any attachments. Delete this email message and any attachments immediately. ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu