Dear Colleagues (from New England):
ANSYS will be conducting a free two hour workshop/lunch on power integrity
analysis for PCB design in our Concord, MA office on May 13th. Engineers
designing high-speed boards, power delivery networks, etc. will benefit
from this presentation with hands-on examples. Great time to hone your
design skills:
This seminar will include âhands-onâ exercises to demonstrate how to:
- Determine DC path resistance from IC to VRM/IC
- Analyze DC voltage drop from VRM to all devices on the PCB
- Visualize DC current across the board
- Analyze and control board resonances
- Ensure Impedance profiles meet performance targets
- Optimize PDN decoupling capacitors scheme
Details and registration at
http://www.ansys.com/About+ANSYS/Events/power-integrity-analys-using-ansys-siwave-concord-5-13-15
Hope to see you there.
Best,
David Vye
Business Development Manager, ANSYS Inc.
Work: 781.743.0622
Mobile: 978.884.2971
Twitter: @EM_Sim_Biz <https://twitter.com/EM_Sim_Biz>
Receive my updates on upcoming events: Electronic Simulation Updates
<http://visitor.r20.constantcontact.com/manage/optin?v
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
