[SI-LIST] Re: PCB Stackup Design Class by Lee Ritchey

  • From: "Lee Ritchey" <leeritchey@xxxxxxxxxxxxx>
  • To: <si-list@xxxxxxxxxxxxx>
  • Date: Fri, 4 Nov 2011 13:15:21 -0700

This one day class is an expanded version of the two hour presentation don 
at DesignCon 2010 which was attended by more than 160 engineers and 
fabricators.


PCB Stackup Design- Optimizing Signal Integrity, Manufacturability and 
Reliability of a Printed Circuit Board


 Event: One Day Material Selection and Fabrication Techniques course
        co-presented with Isola Group

Date:    December 6, 2011

Location:       Hilton Orange County/Costa Mesa
                3050 Bristol Street
                Costa Mesa, CA 92626

REGISTRATION DEADLINE: Friday, December 2, 5:00 PM PDT

Course Description:

Today's high-speed PCBs, with their inherent signal integrity and power 
delivery requirements, make it necessary to employ far more discipline in 
the choice of materials and the arrangement of layers in the stackup. These 
requirements are outside the skill set of all PCB fabricators.  The 
objective of this course is to guide the design engineer through the process 
of evaluating and selecting the right laminate for any given design and then 
designing a PCB stackup that meets the numerous requirements of a complex, 
multilayer board that works right the first time.

The first portion of this class consists of a one-hour session conducted by 
Isola Group. Topics that will be addressed include the building blocks 
available for core and prepreg materials, the impact of material selection; 
an overview of available materials and what designers should be looking for 
during the evaluation and selection process.

The second portion of the class is conducted by Lee Ritchey, founder and 
president of Speeding Edge who is considered to be one of the industry's 
premier authorities on the design and manufacture of high-speed PCB systems. 
The fast data paths that are pervasive in all PCB products being currently 
designed make it imperative to be able to design stackups that have 
predictable and repeatable impedances. This new five hour training session 
addresses several industry-critical issues including accounting for copper 
roughness and its affect on overall signal loss; specifying copper roughness 
to ensure repeatable loss from lot to lot and fabricator to fabricator; 
specifying glass weave styles to minimize differential skew; determining 
plane copper thickness to ensure power delivery needs are met and specifying 
dielectric materials that are readily available and economical to 
manufacture. FOR A FULL DESCRIPTION OF THIS CLASS, PLEASE VISIT OUR WEBSITE 
AT WWW.SPEEDINGEDGE.COM.

What's Included:

               *3-ring binder containing all presentation slides used in 
class
          *Signed course certificate
  * Copy of Right the First Time Volume 1 Book on CD-ROM
          *Continental breakfast and lunch and snacks

Cost: $500. Course registration can be done at www.speedingedge.com. If you 
have questions or require additional information, please contact Speeding 
Edge at 707-568-3983 or send an e-mail to kjspeedingedge@xxxxxx
Additional Information Presented As Part of This Course:

 will provide an overview on available laminate and prepreg materials 
including information on how laminate and prepreg are manufactured. 
Information on glass fabric building blocks that are available including 
explanations of nomenclature for glass fabric and why certain glass fabrics 
are used for various designs will be discussed. Isola will discuss the 
different copper types available and the effects on signal integrity; the 
impact of core and prepreg material selection; and what designers should be 
looking for during the evaluation and selection process. Electrical Test 
methods for core materials will also be discussed to show differences in 
test methods and material testing that could affect high speed digital 
designs.


Accommodations are not included in the course fee. For room reservations, 
please contact the hotel directly at 714-438-4932.
>
>
>
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> //www.freelists.org/webpage/si-list
>
> For help:
> si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>
>
> List technical documents are available at:
>                http://www.si-list.net
>
> List archives are viewable at:
> //www.freelists.org/archives/si-list
>
> Old (prior to June 6, 2001) list archives are viewable at:
>  http://www.qsl.net/wb6tpu
>
> 
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                //www.freelists.org/archives/si-list
 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts:

  • » [SI-LIST] Re: PCB Stackup Design Class by Lee Ritchey - Lee Ritchey