[SI-LIST] Open Rec at Xilinx

From: "David Mahoney" <David.Mahoney@xxxxxxxxxx>
To: <si-list@xxxxxxxxxxxxx>
Date: Wed, 20 Feb 2008 16:44:33 -0800
Rec #: IRC6561
 

  

Job Title: Staff Hardware Engineer 

   

Location: San Jose, CA, US 

   

Organization Name:  HVG PTD Hardware Development 

   

Detailed Description:   

   

  The Applicant will be working in the Hardware Engineering Group
responsible for design and development of high speed Multi Gigabit
boards to support new product introduction from design to production
release. Develop and support software to automate the design and
verification of boards prior to their release. Also the applicant would
be responsible for simulation / debugging PCB's to analyze and validate
new board designs. Import PCB artwork into simulation tools, and
proficiently simulate full PCB functionality ( i.e. signal integrity,
bandwidth, crosstalk, reflection and losses, etc). Model 3D structure
(that is, device package, socket, PCB, connectors and footprint) and
join models in a system simulation or full path with simulated result
correlation to measured result.

 

 

 

   

Job Requirements   

   

  Bachelor or Master Degree in EE or ME.  Expertise in high frequency
board designs for 3.125Gbps, 6.5Gbps transceivers and beyond. Perl,
visual basic experience and other programming skills are a plus.
Knowledgeable in Ansoft HFSS, and Ansoft Designer tools for simulating
full and partial paths. Circuit simulation and ADS software is a plus.
Strong simulation and software background to be able to write scripts
that can simplify the current Hardware group activities. Hands on
experience with various equipment such as PNA-L N5230A, Oscilloscopes,
soldering irons, etc. Understanding of Vertical Probe technology and
wafer sort parameters. Must be a team player and be able to work in a
cross functional team. 

   

Additional Details   

   

  Applicants are treated throughout the employment process without
regard to race, color, religion, national origin, citizenship, age, sex,
marital status, ancestry, physical or mental disability, veteran status
or sexual orientation. The information requested here is not gathered
for employment decisions. It is used only for compliance with Federal
laws. Your responses are strictly voluntary, and any information
provided will remain confidential. If you choose not to "self-identify",
you will not be subject to any adverse treatment.

 

 

Please contact me for more details.

 

Regards,

 

            --David Mahoney


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
[SI-LIST] Open Rec at Xilinx

Other related posts:
