http://www.altera.com/education/net_seminars/all/ns-gigabit-interconnect .html above is a link to the net seminar that I recorded. It was just released. http://tinyurl.com/ypzsf3 (tiny URL version) I'm sure that some of you will find it amusing and some of you will find some room for improvement. Feel free to email me suggestions on how I can improve this for future presentations. Below is the subject matter. Leonard Dieguez ldieguez@xxxxxxxxxx Overview Though high-speed serial links increase data throughput and reduce the number of traces on a board, a different set of challenges arise when designing these systems. This seminar provides useful guidelines and techniques when designing a high-speed channel. The seminar will cover a channel model case study that includes how to address the challenges of designing at high data rates (BGA breakout, crosstalk, vias, DC block capacitor, and an SMA connector). These challenges are tied in and are implemented in a complete end-to-end channel simulation. At this net seminar, you'll learn how to: Address high-speed channel design challenges Analyze modeled and simulated high-speed interconnects Employ a simulation environment for an end-to-end channel Who Should View System architects Hardware and system design engineers FPGA developers Signal integrity engineers ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu