Can anyone please provide a brief explanation regarding the theory of a middle termination scheme? In the book" High Speed Digital Design" by Johnson&Graham the topic seems to be glossed over. It essentially says that providing resistors connected in the middle of a star network that have impedance of 1/3 Zo work by halving the voltage at the node. I've used Hyperlynx to simulate this arrangement and it works well. I've searched the web and haven't found a satisfactory explanation. Thanks in advance. ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu