-- B.R. Feng Wu (Îâ·ã) ------------- Signal Integrity Engineer Cisco Shanghai ------------- 2013/8/28 Ted Clark <ted.clark@xxxxxxx> > Hi experts, > I am validating pre-silicon an embedded DDR3 interface with simulation. > The system is an ASIC connected to a DIMM with an 8 device DIMM. > > Where is the appropiate place to probe the simulation for timing and > voltage measurements to check against the JEDEC specifications during a > write operation? > > I can probe either at the ball of the memory device or, since it is a > simulation, inside the memory package at the pad. The signalling at the pad > looks cleaner and gives more margin than if I measure at the ball of the > device. > > Cheers, > Ted > > > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > > List forum is accessible at: > http://tech.groups.yahoo.com/group/si-list > > List archives are viewable at: > //www.freelists.org/archives/si-list > > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > > > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List forum is accessible at: http://tech.groups.yahoo.com/group/si-list List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu