Hello Everyone! I was expecting some reactions to my last point I made last week in my response to Todd Westerhoff's posting on macromodeling. Since I didn't see any responses, I would like to raise the question one more time. I would like to find out how people would feel about implementing Don's macromodeling proposal via a set of VHDL-AMS and Verilog-AMS controlled source and IBIS B-element primitives using the IBIS 4.1 keywords:=20 [External Circuit], [Circuit Call] and [Node Declarations]? All of the *-AMS primitives could be released in some sort of a library (package) and we could make them all have a familiar look and feel, so that people using them wouldn't need to look inside them and/or know the language they were written with. The IBIS 4.1 keywords would allow=20 these primitives to be instantiated and connected any whichever way. This would enable the (macro-)model makers to use a familiar interface, and do everything Don claims that can be done with macromodeling, and the whole idea would still be in line with the general direction IBIS is going. The more I think of this, the more I like it... Please comment. Thanks, Arpad -------------------------------------------------------- ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu