[SI-LIST] Job opportunity: Senior Systems Hardware Design Engineer @ Violin Memory - Santa Clara, CA

  • From: Tariq Abou-Jeyab <aboujeyab@xxxxxxxxxxx>
  • To: "si-list@xxxxxxxxxxxxx" <si-list@xxxxxxxxxxxxx>
  • Date: Wed, 19 Nov 2014 11:24:34 -0800

igh performance, always available, low cost management of critical business 
information and applications. Violin’s all-flash optimized solutions accelerate 
breakthrough CAPEX and OPEX savings for building the next generation data 
center. Violin’s Flash Fabric Architecture™ (FFA) speeds data delivery with 
chip-to-chassis performance optimization that achieves lower consistent latency 
and cost per transaction for Cloud, Enterprise and Virtualized mission-critical 
applications. Violin's all-flash Arrays and Appliances, and enterprise data 
management software solutions enhance agility and mobility while 
revolutionizing data center economics. Founded in 2005, Violin Memory is 
headquartered in Santa Clara, California
 Function:
 ------------
•       Hardware design of an all flash storage array.
•       Support existing storage arrays from a hardware perspective
•       Work with hardware architects to develop specifications
•       Work with mechanical designers, signal Integrity designers, and 
architects on design tradeoffs, system level partition to achieve optimized 
design 
•       Develop board and system level hardware functional specifications
•       Work with PCB layout engineers on design placement and routing 
guidelines
•       Board level and system level bring up and integration with embedded 
software
•       Work with partners for off the shelf components
•       Candidate must be energetic, highly motivated, and well organized.
•       Effective presentation, written, and verbal skills are critical.
•       Schematics capture, PCB layout, selecting parts and working with vendors
•       Implement pin outs for major FPGA
•       Follow product thru NPI, BETA, and into production
•       Assist in manufacturing Diagnostics definition based on hardware 
functions
•       Assist in development of manufacturing test plans

 Experience:
 ----------------
•       Five to fifteen years of experience in board and system level design 
with key role in storage products that have shipped successfully. 
•       Implement designs using PCIe Gen2 and Gen3, multi-lane (x4 thru x16)
•       Design expertise with DRAM, diff signaling on PCBs, and overall signal 
integrity
•       Implemented control FPGA logic for PCB assemblies
•       Design of systems with multiple PCBs, high end bus speeds, backplanes, 
and power systems
•       Familiar with mechanical packaging, and associated cooling, for rack 
mounted systems
•       Designing systems that provide high availability (HA), scalability, and 
hot swap support
•       Able to use scripting tools in conjunction with schematic capture tools
•       Familiar with embedded software, embedded processor families, and 
interface requirements
•       Experience in PCB stack ups
•       Experience in implementing DC-DC power supplies design
•       Familiar with EMC issues and testing
•       MSEE or Equivalent

 Contact:
 -----------
 Tariq Abou-Jeyab
 tjeyab@xxxxxxxx
 (W) 650-396-1740                                         
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List forum  is accessible at:
               http://tech.groups.yahoo.com/group/si-list

List archives are viewable at:     
                //www.freelists.org/archives/si-list
 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts:

  • » [SI-LIST] Job opportunity: Senior Systems Hardware Design Engineer @ Violin Memory - Santa Clara, CA - Tariq Abou-Jeyab