[SI-LIST] Help to see the DDR differential clock waveform in PCB
- From: hai tian <tian_h2001@xxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Sun, 19 Oct 2003 18:15:39 -0700 (PDT)
hi,
We have problem of DDR SDRAM diffential clock from
controller chip to DDR sdram in PCB board. Could you
please help to check the attached waveform?
The waveform 1/4 are tested directly from the asic
chip, It looks ok. but the 2/3 wavefrom which test at
DRAM looks not good. The pcb board just use normal
22ohm serial termination.
Which things will cause the bad waveform?
Thanks a lot.
__________________________________
Do you Yahoo!?
The New Yahoo! Shopping - with improved product search
http://shopping.yahoo.com
-- Binary/unsupported file stripped by Ecartis --
-- Type: image/tiff
-- File: wavefrom_of_ddr_clock.TIF
-- Desc: wavefrom_of_ddr_clock.TIF
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] Help to see the DDR differential clock waveform in PCB
