Hello Guys, I am new to the IBIS model creation. I have some questions about how to create IBIS model for a chip which contains two dies. especially in the following case: There is an I/O buffer in die 1, which connects to another I/O buffer in die 2, then to the pin. +--------------------------------*--------+ | | | | +------------------+---+ | | | | | | | | | | +-----*--+ +------*----+ | | | | | | | | | | | | | | | die 1 | | die 2 | | | | | | | | | +-----*--+ +------*----+ | | | | | | | | chip | +-----------------------------------------+ 1. How can I choose the model for this pin, say I already have models for each I/O buffers? 2. Is R_pkg, L_pkg and C_pkg is sufficient to model the trace among 2 I/Os and pin? 3. which IBIS version should I use: 2.1 or 3.2? I'll appreciate if you give me any opinions or suggestions. Thanks. ************************* Lixin Lu IC CAD Specialist MOSAID Technologies Inc. 11 Hines Road, Kanata, Ontario Canada K2K 2X1 (613) 599 9539 ext 1638 ************************* ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu