[SI-LIST] FW: FW: Electrical Requirements for Packaging class

  • From: "Jin Zhao" <jzhao@xxxxxxxxxxx>
  • To: <si-list@xxxxxxxxxxxxx>
  • Date: Thu, 31 Aug 2006 13:42:32 -0700

Dear Friends and Colleagues,
 
During the Fall 2006 semester we will be offering engr 242 - Electrical
Requirements for Microelectronic Packaging.  The attachment provides more
details on the class.  I thought you might find this class both interesting
and useful.  I would also appreciate it if you could please forward this
announcement to anybody else who you think might be interested.
 
Thank you very much for your continued support of our programs at SJSU.
 
Best regards,
 
Guna Selvaduray

************************************************************************
 
Electrical Requirements for Microelectronic Packaging (Engr 242), Fall
2006
SJSU College of Engineering

Course Description:
As clock speeds increase in digital and communication circuits, Signal
Integrity has become very critical both on-chip and off-chip. This course
will deal with Signal Integrity issues in IC packages and Printed Circuit
Boards (PCBs). Starting with RC, RL, and RLC circuits, basic circuit
analysis will first be introduced. Partial Element Equivalent Circuit
(PEEC)
as an important means of package modeling is then presented along with its
electromagnetic interpretations. Various kinds of drivers and receivers
using nonlinear circuit elements will be considered next followed by
interconnect modeling and phenomena related to transmission lines such as
reflections, delays, and crosstalk. Analysis and termination methods for
differential pair are also covered. Design of Power Delivery Systems
(PDS)
and related topics such as Simultaneous Switching Noise (SSN) and decoupling
capacitor placement will next be described. Selected topics on the system
level simulation may include IBIS models for buffers, S-parameter models for
interconnection channels, as well as package characterization by EM solvers.
Measurements using Network Analyzers and TDRs will be introduced. The
circuit simulator SPICE will be used extensively. Where possible, public
domain EM solvers such as FASTCAP and FASTHENRY will also be used.

Prerequisites:
Graduate standing; BS in engineering, chemistry or physics; Consent of
instructor. 

Times:
Aug 26 through Dec 16, 2006 (Saturdays) 9:00 a.m. - 12:00 noon;  Room: E 340

Instructor:
Jin Zhao, Ph.D., Sigrity, Inc.  (email: jzhao@xxxxxxxx)

Enrollment Info:
For those not enrolled in SJSU's graduate program, this course may be taken
through SJSU's Open University.  The cost is approximately $635 + cost of
textbook for the 15 week course.  For early enrollment please contact the
SJSU Continuing Education Office at (408) 924-2670.  Enrollment during the
first class period will also be facilitated.

For further information contact:
Dr. Guna Selvaduray at SJSU; Tel: (408) 924-3874; FAX: (408) 924-4057;
email: gunas@xxxxxxxxxxxxxx


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts:

  • » [SI-LIST] FW: FW: Electrical Requirements for Packaging class