Hirshtal, I went though the brain scratching excersise a few weeks back. My conclusion is it is really design dependent. If you take a look at the allegro brd files for the various JEDEC raw cards in some cases the ADD/CMD lines are routed over the VDD plane, simply for efficent use of the available layers. DDR3 daisy chain toplogogy allows the ADD/CMD to be routed in a very simple and clean fashion and on the same layers as the data, but to keep the overall layer count down it makes sense to route VDD and VSS on the same layers also but in doing so they ended up routing the ADD/CMD signals over the VSS portion, and hense VTT is best decoupled to VDD. You're then adviced to reference the ADD/CMD signal to VSS on you board, which can be tricky depending on CPU pinout. If can't be done at least place a fair sufficent decoupling at the DIMM socket in the vicinity of the ADD/CMD signal pins. If this is an Intel based design take a look at their the board layout for one of their CRBs that utilizes unbuffered DDR3 dimms. For an embedded design with enough layers to reference all your DDR signals to VSS then it makes sense to decouple VTT and REFCA to VSS also. Marc ---------------------------------------- From: "Hirshtal Itzhak" <ihirshtal@xxxxxxxxxx> Sent: Thursday, February 18, 2010 7:59 AM To: si-list@xxxxxxxxxxxxx Subject: [SI-LIST] Decoupling in DDR3 Applications Hello Experts! I found out that the Unbuffered DIMM Design Specification 21C Page 4.20.19-30 (Revision 1.01 Nov 2009) recommends to decouple VTT by decoupling capacitors to VDD. VREFCA has the same recommendation. On the other hand, on the same page, VREFDQ is recommended to be decoupled to VSS. Also, I couldn't find any specific recommendation for the decoupling voltage in the Unbuffered SO-DIMM Reference Design Specification 21C Page 4.20.18-28 (Revision 1.0 Feb 2009). Does anyone happen to know why decoupling is recommended to be done to VDD rather than VSS in all cases? It seemed to me that VSS was always the preferred voltage to decouple to. And if there's a good reason for not doing it, then why the differences between the various voltages and the two DIMM specs? Also, is there a difference in regard to embedded (non-DIMM) applications? Thanks Itzhak Hirshtal The information contained in this communication is proprietary to Israel Aerospace Industries Ltd., ELTA Systems Ltd. and/or third parties, may contain classified or privileged information, and is intended only for the use of the intended addressee thereof. If you are not the intended addressee, please be aware that any use, disclosure, distribution and/or copying of this communication is strictly prohibited. If you receive this communication in error, please notify the sender immediately and delete it from your computer. Thank you. This message is processed by the PrivaWall Email Security Server. ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu