[SI-LIST] DDR3 CMD/ADD/CTL signal line termination

From: Tesla <emcesd@xxxxxxx>
To: si-list <si-list@xxxxxxxxxxxxx>
Date: Mon, 30 Jul 2012 14:59:42 +0800 (CST)

Hi, Experts
 
For a point to point DDR3 design, a lot of IC vendors recommand using AC 
termination for the CMD/ADD/CTL signal lines.
if i change to source series termination for cost down, will it bring some cons?
 
Thanks.
 
Tesla.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List forum  is accessible at:
               http://tech.groups.yahoo.com/group/si-list

List archives are viewable at:     
                //www.freelists.org/archives/si-list
 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

[SI-LIST] DDR3 CMD/ADD/CTL signal line termination

Other related posts: