Dear Experts, This is regarding the trace length matching between DDR2 address and clock signals. *As per my understanding, **the CLK should be centered within** **address eye to measure and match the trace length. i.e. signals should like as shown in figure.* ** *[image: Inline image 1]* ** ** I am using Hyperlynx tool for simulation. Address line is connected from a processor to only one DDR2 DRAM(Not DIMM). I am using a separate PLL clock driver which drives the clock to only one DRAM. No transmission lines are used (direct connection between driver and memory). Terminations are provided. *Under direct connections and equal load ( only one DRAM) :* * * If the length adjustment measurement is to be right, then there should not be any time difference (skew) between the clock signal and address signal when the signal rises at the output of the drivers. We have probed signals at the die as well as the pin of the driver output. But the simulation results show the time difference. Clock signal advances by 200 ps when compared the address signal. When the skew at the output of the drivers is equal to zero, then only it makes sense in probing the signals at the receiver and we can adjust and keep the clock in center of the address eye. Why there is a shift? Is this something related to ibis model? How to correct it? *Please clarify the doubts. Please Suggest me good guidelines if the procedure followed by me is wrong.* -- Best Regards, Balamanikandan.K ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List forum is accessible at: http://tech.groups.yahoo.com/group/si-list List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu