[SI-LIST] Cisco Systems - Signal Integrity opening in San Jose, CA
- From: "Todd Westerhoff (twesterh)" <twesterh@xxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Wed, 5 Apr 2006 17:20:36 -0400
Greetings all,
Cisco Systems, Inc. has an immediate opening for a senior Signal
Integrity engineer in San Jose, CA:
Job Description
Responsible for design and analysis of high speed interfaces and power
distribution networks. Works as part of a central Signal Integrity team
participating in designing ASIC, package, chip, printed circuit board
(PCB), and system interconnects. Interacts directly with system
architects, logic designers, ASIC engineers, CAD engineers and other SI
engineers.
This group works on present and next-generation products supporting a
number of different business units and development sites in the US,
Canada and Israel within Cisco SPRTG. Projects span the range from high
volume, cost-sensitive systems to the latest high-technology,
high-complexity applications.
Responsibilities will include but are not be limited to:
- Performing static timing and signal integrity analysis of parallel
(common clock, source-synchronous) interfaces
- Generating and verifying PCB layout rules
- Working directly with ASIC and PCB design teams to evaluate design
tradeoffs and optimize design performance / risk / cost /
manufacturability
- Perform pre- and post-route signal integrity analysis of both PCB and
ASIC package designs
- Design and analysis of multi-gigabit serial links
- Electromagnetic modeling of complex 3-dimensional structures
- Modeling and analyzing power delivery networks
- Performing physical measurements to collect data for design validation
and simulation correlations
- Making recommendations on lab equipment and/or processes to improve
capabilities and increase efficiency
You can find more information on this opportunity (including a list of
required skills & tool expertise) by going to www.cisco.com and
searching for the keyword 748129 under "quick links / job opportunities
/ find a job".
On-line applications are preferred, but you can also email me your
information (privately, please!).
Thanks,
Todd.
Todd Westerhoff
High Speed Design Group Manager
Cisco Systems
1414 Massachusetts Ave
Boxboro, MA 01719
email:twesterh@xxxxxxxxx
ph: 978-936-2149
____________________________________________
"Always do right.
This will gratify some people and astonish the rest."
- Mark Twain
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] Cisco Systems - Signal Integrity opening in San Jose, CA
