[SI-LIST] Burried capacitor and resistor design

  • From: "BRIGHT ZHOU" <jlzhou@xxxxxxxxxxxxxx>
  • To: "Si-List@xxxxxxxxxxxxx" <si-list@xxxxxxxxxxxxx>
  • Date: Thu, 27 Dec 2001 11:48:59 +0800

Dear All:

Happy new year!

I would like to have some information on "Burried capacitor and resistor 
design". Typical issue like:

1). What kind of end product requires of this design?
2). What kind of torlerance may allowable for this?
3). How is the trend?
4). what kind of effect may have impact on this for high speed design?


Thanks in advance!


Have a nice day!

xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
BRIGHT ZHOU (bright@xxxxxxxx)

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: