[SI-LIST] Re: Best PDS impedance for package damping
- From: Larry Smith <Larry.Smith@xxxxxxx>
- To: Chris Cheng <Chris.Cheng@xxxxxxxxxxxx>
- Date: Fri, 13 Feb 2004 14:54:18 -0800
Chris - It is easier than you might think. You can measure the
impedance of a bare PCB with the packaged die mounted on it in the
normal way. The mounted chip behaves very similar to a mounted
decoupling capacitor and you can find the equivalent RLC of the series
circuit by curve fitting. Don't forget to subtract out the
capacitance of the PCB power planes and bias the power pins at their
normal operating voltage. This is the view from the PCB. The package
inductance and the chip capacitance are in series.
But what we really want to know is the view from perspective of the
chip terminals of the same components. But this time, the chip
capacitance is in parallel with the package inductance assuming that
the PCB PDS is a short circuit. So, just take the series components
and hook them up in a parallel fashion and you have a decent model for
what the chip sees when looking out. If the PCB PDS presents a little
resistance (hopefully at the target impedance) rather than a perfect
short, it just reduces the Q of the parallel RLC circuit.
The full details of this measurement are in a paper that is in the
SI-list documents that are maintained by Ray Anderson. Look up the
asme_2001.pdf paper.
http://www.si-list.org/files/published/sun/sun_papers.html
regards,
Larry Smith
Sun Microsystems
Chris Cheng wrote:
> Larry,
> How can you measure the inductance, capacitance and resistance profile as
> seen on die with a flip chip package ?
> Chris
>
> -----Original Message-----
> From: Larry Smith [mailto:Larry.Smith@xxxxxxx]
> Sent: Friday, February 13, 2004 12:38 PM
> To: steve weir
> Cc: si-list@xxxxxxxxxxxxx
> Subject: [SI-LIST] Re: Best PDS impedance for package damping
>
> Another way to get this information is to measure it yourself. By
> mounting a processor or major ASIC on a bare fab, it is not difficult
> to find the equivalent inductance, capacitance and resistance of the
> component with a VNA S21 measurement. Istvan and I have documented
> the techniques for doing this in various papers. Be sure and bias the
> component with VDD because the capacitance across the device's power
> terminals changes greatly between zero bias and normal bias. By doing
> this, you have measured the chip/package resonance frequency
> (sometimes called cut-off) for the component on your board. This
> gives you great insight into what you need to do at the PCB level to
> provide power to the part. It also tells you what you cannot do (the
> frequency beyond which the packaged chip is on it's own).
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
