Hi,
I am trying to do some SiP design using Cadence SiP designer.
I have gone through the helps from System in Package Flow Guide from Cadence,
Cadence SiP RF Design, Cadence SiP Design, Cadence SiP Layout WLCSP Option.
Are there any better documentations available?
Any suggestions related to this are welcome.
Thanks,
Anto
ANTO K DAVIS, Ph.D.
Research Faculty/Postdoctoral Researcher
Center for Co-design of Chip, Package, System (C3PS)
School of Electrical and Computer Engineering
Georgia Institute of Technology
Atlanta, GA 30332-0250 USA
PHONE 404.446.5314
EMAIL antokdavis@xxxxxxxxxx<mailto:antokdavis@xxxxxxxxxx>
http://c3ps.gatech.edu/dr-anto-k-davis
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
