[PCB_FORUM] Re: 16.3 Constraint Manager question (Added Images)

  • From: Mark Salberg <msalberg@xxxxxxxxxxxx>
  • To: Cadence User Group <icu-pcb-forum@xxxxxxxxxxxxx>
  • Date: Thu, 14 Apr 2011 06:46:22 -0400

Here is the same as original message WITH images.

I was wondering if anyone there has run into this one?

After adding Prop delay property on nets in schematic (Concept), package to Allegro, all nets are assigned to a Matched Length group in CM.

Set target, add delta / tolerance and assign pin pairs as Longest Pin Pair. Everything is fine until packaging schematic changes to Allegro next time!
After packaging, the delta / tolerance is defaulted back to 0 mil:5%???
Thus causing all Prop delays to fail.

Any Ideas?
I just finished a design using this method, but it never did this.

P.S. I really like the idea of assigning in the schematic.

Thanks in advance,

Other related posts: