At the very end of Arpad Muranyi's DesignCon 2005 presentation entitled,
buffers with [Driver Schedule], I find the following note:
- The issues and limitations will most likely be solved by writing
models with the IBIS v4.1 language extensions
which is awfully intriguing.
Can anyone tell me, is there an approach to modeling parallel I/O Tx
pre-emphasis, which lies somewhere in between the [Driver Schedule] approach
described in Arpad's presentation and full-blown IBIS-AMI modeling?
Specifically, I desire the following two features:
1. Ability to have more than one post-tap.
2. Ability to specify turn-on/off delays in UIs.
Principal SERDES Applications Engineer
3940 Freedom Circle
Santa Clara, CA 95054
Click on the link to see the eASIC Acceleration Advantage