Time: Tuesday, February 26, 2019 at Noon US Pacific Time
=====
WebEx:
======
https://sisoft.webex.com/sisoft/j.php?MTID=m00f8749f21d0c80a8addd081fda51a3b
Meeting Number: 735 161 627
Meeting Password: IBIS
Audio:
======
Voice dial-in: (800) 637-5822
International: +1 (647) 723-3937 <--- (For Canada)
0114501530 <--- (For Sweden)
0201400572 <--- (For Sweden Toll Free)
069509594672 <--- (For Germany)
08001014542 <--- (For Germany Toll free)
Access Code: 685-0440
Mentor Global Crossing Teleconference commands for audio:
http://www.globalcrossing.com/customer/collaboration/cust_ready_access_tips.aspx
---------------------------------------------------------------------
---------------------------------------------------------------------
Agenda
======
1) Opens
2) Roll call
3) Review of ARs:
Randy: Investigate if/why/how a clock waveform input might be used
- in progress
Michael M.: Investigate if/why/how a clock waveform input might be used
- in progress
Michael M.: Check with IP experts on whether DC_Offset is useful for Tx
- in progress
Mike L.: Reach out to FEC presentation authors for more information
- not done
Any other AR-s?
4) Call for any IBIS related patent disclosures
5) Approval of minutes
6) Rx_Receiver_Sensitivity BIRD draft_1 (Arpad)
- introducing the BIRD draft
- discussion
7) Other DDR5 related topics
- clock forwarding
- who generates the strobe (buffer model, or EDA tool)?
- buffer vs. component level modeling
- skew issues between control/address/data (component level)
- rise fall asymmetry
8) Complex C_comp modeling (Randy)
- discussion?
9) Motion to adjourn?
Topic bin list:
===============
- Removing the single-ended input threshold requirements for
differential buffers (Mike M.?)
- Removing the single-ended characterization load requirements for
differential buffers (Mike M.?)
- Fix all the referencing problems in the current specification
(after Randy's C_comp proposal and BIRD189 are done)
(BIRD181.1 Bob, Mike L.)
- Guidance for power-aware vs. AMI models - do we have rules for
how a power-aware (and therefore potentially non-LTI) buffer
analog data set should be used with IBIS-AMI algorithmic data?
(important topic - 2018 ASIA IBIS Summit presentations)
(the spec. may not need to be changed for this)
- IBIS-AMI Post Simulation Processing (FEC) (Mike L., not soon)
- could generalize this for other features (Mike M.)
Tabled topics:
==============
10) New BIRDs from Editorial Task Group? (Bob/Radek)
a) Specify buffer reference terminals for pins ([Pin Reference])
b) Simulation (aka DIA) vs. DUT (depends on #a)
c) C_comp and package reference in simulation clarifications
(depends on #a)
d) Make changes to the [Receiver Threshold], once a) and b) are
resolved
11) 166.4 Resolving problems with Redriver Init Flow (Walter)
12) BIRD190 (Ambrish)
13) Fangyi's Redriver flow BIRD draft (Fangyi)
- add equations
- consider rewriting the AMI "front end" in the spec (flows)
(when this proposal is added to the spec)
14) How to handle missing min/max data? (Arpad)
- what should be the governing rule for synchronizing
typ/min/max data?
Pending BIRDs awaiting discussion:
==================================
166.4 Resolving problems with Redriver Init Flow
181.1 I/V Table Clarifications
190 Clarification for Redriver Flow
TBD New proposal for Redriver Flow (may replace BIRD166)
TBD C_comp modeling with IBIS-ISS
Thanks,
Arpad
=====================================================================
