vhdl_group2: VHDL hands-on course, group 2

We are a group of four studentds that absolves a course about VHDL at TUM (technical university of Munich) in the winter semester 2008/2009. The objective of the course is to develop a CPU model for a RISC architecture. We'd like to use this mailing list for coordinating our development efforts.