Posts for si-list, 12-2002

Browse: Last Month: 11-2002    Main Archive Page    Next Month: 01-2003

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] Re: Power supply noise, Martin Euredjian
  2. » [SI-LIST] terminator resistor, Gopalakrishnan Sethuraj
  3. » [SI-LIST] Re: terminator resistor, Ched-Chang Chai
  4. » [SI-LIST] Stripline Characteristic Impedance, Ched-Chang Chai
  5. » [SI-LIST] cross talk, Gopalakrishnan Sethuraj
  6. » [SI-LIST] corss-talk and 20-H, Gopalakrishnan Sethuraj
  7. » [SI-LIST] RS422/485, Gopalakrishnan Sethuraj
  8. » [SI-LIST] Re: Stripline Characteristic Impedance, John Hans-Joerg
  9. » [SI-LIST] Re: How to select the pullup/pulldwon resistor, Henrik G. Madsen
  10. » [SI-LIST] Re: cross-talk and 20-H, stephanie . goedecke
  11. » [SI-LIST] FPGA supply surrent, Gopalakrishnan Sethuraj
  12. » [SI-LIST] quartus tool, Deepak Gupta
  13. » [SI-LIST] Re: 10 Layer Board Stack up, stephanie . goedecke
  14. » [SI-LIST] dc2dc, Levi Kobi
  15. » [SI-LIST] 2D, 2.5D,3D, edpc108
  16. » [SI-LIST] Re: 2D, 2.5D,3D, Robert Kezer
  17. » [SI-LIST] programmable clock generator, Nico Fleurinck
  18. » [SI-LIST] Recall: 2D, 2.5D,3D, James_R_Jones
  19. » [SI-LIST] Re: Decoupling of Oscillator, Jim Roberts
  20. » [SI-LIST] 20H Rule revisited, Grasso, Charles
  21. » [SI-LIST] Re: programmable clock generator, Bolton, Bryce D
  22. » [SI-LIST] SpecctraQuest Convergence Issue, James_R_Jones
  23. » [SI-LIST] Question: Reverse current layers? in the skin effect, ikanno
  24. » [SI-LIST] simulate ibis model in hspice ???, qzheng
  25. » [SI-LIST] Re: FPGA supply surrent, Gopalakrishnan Sethuraj
  26. » [SI-LIST] Re: simulate ibis model in hspice ???, Ingraham, Andrew
  27. » [SI-LIST] Relative permittivity & Loss tangent, Mohammad Haeri Kermani
  28. » [SI-LIST] Re: si-list Digest V2 #333, Chris Robertson
  29. » [SI-LIST] Re: Error in HSPICE, Bob Patel
  30. » [SI-LIST] Presentation available for download, Charles Grasso
  31. » [SI-LIST] DP-SDRAM interface, Gopalakrishnan Sethuraj
  32. » [SI-LIST] Digital simulation, Sidney S
  33. » [SI-LIST] MPC860, Gopalakrishnan Sethuraj
  34. » [SI-LIST] Re: MPC860, Selvaraj Subramanian
  35. » [SI-LIST] power on RAMP, Nico Fleurinck
  36. » [SI-LIST] Waveform Measurements, Olivia Post
  37. » [SI-LIST] Re: Waveform Measurements, Clewell, Craig
  38. » [SI-LIST] FW: RS422/485, Fisher, Thomas
  39. » [SI-LIST] Re: Backplane hole backdrilling, Scott McMorrow
  40. » [SI-LIST] Op-amp gain measurement, Parthasarathy Sampath
  41. » [SI-LIST] Re: Star-Hspice working directory, Tracy Barclay
  42. » [SI-LIST] Re: Op-amp gain measurement, Ray Anderson
  43. » [SI-LIST] Job Opening, Marc Miller
  44. » [SI-LIST] crosstalk, sumanbabu kollipara
  45. » [SI-LIST] compact-PCI power distribution, Nico Fleurinck
  46. » [SI-LIST] Reference voltages in IBIS model, Bob Patel
  47. » [SI-LIST] LVDS 100 ohm differential, cadpro2k
  48. » [SI-LIST] Re: Reference voltages in IBIS model, Peters, Stephen
  49. » [SI-LIST] Job Opening at Altera, Marc Miller
  50. » [SI-LIST] How to measure the resistance between handle and panel, Zhangkun
  51. » [SI-LIST] The crosstalk of transmission line when it is completely matched, Zhangkun
  52. » [SI-LIST] Re: testing SDRAM by Boundary Scan, CJ Clark
  53. » [SI-LIST] Re: How to measure the resistance between handle and panel, Ingraham, Andrew
  54. » [SI-LIST] Re: substrate can be used more than 40 GHz, Michael Khusid
  55. » (no subject), Zhou, Xingling (Mick)
  56. » [SI-LIST] substrate can be used more than 40 GHz, William M. Balliette/AT-Austin/3M/US
  57. » [SI-LIST] HELP, Bela Szabo
  58. » [SI-LIST] Re: (no subject), Xin Wu
  59. » [SI-LIST] RE SI Job posting - Vancouver Canada, bfr
  60. » [SI-LIST] basic doubt in board design, Gopalakrishnan Sethuraj
  61. » [SI-LIST] Often overlooked effect of ground breaks, Doug Smith
  62. » [SI-LIST] E-spice, Sidney S
  63. » [SI-LIST] Power/Ground Bounce !!!, Manikanda Rajan
  64. » [SI-LIST] DSP by-pass capacitor, Gopalakrishnan Sethuraj
  65. » [SI-LIST] CosmoScope automatic scripts, Yoni Tzafrir
  66. » [SI-LIST] FW: FW: RS422/485, Fisher, Thomas
  67. » [SI-LIST] Re: CosmoScope automatic scripts, Buchs, Kevin J.
  68. » [SI-LIST] Hspice TR# files, Jinsu Kim
  69. » [SI-LIST] Re: Hspice TR# files, Ingraham, Andrew
  70. » [SI-LIST] DDR delay & skew, Ched-Chang Chai
  71. » [SI-LIST] Re: The crosstalk of transmission line when it iscompletelymatched, Ched-Chang Chai
  72. » [SI-LIST] Inductance and ITRS roadmap, Jayaprakash Balachandran
  73. » [SI-LIST] clock skew, Balakrishnan K
  74. » [SI-LIST] Unforeseen resonance, Loyer, Jeff
  75. » [SI-LIST] Re: DDR delay & skew, Moran, Brian P
  76. » [SI-LIST] Re: Unforeseen resonance, Lewandowski, Bob
  77. » [SI-LIST] Package Stack-up, Bogart 0513
  78. » [SI-LIST] Re: The crosstalk of transmission line when itiscompletelymatched, Zhangkun
  79. » [SI-LIST] mixed s-parameter and spice simulation, Scott McMorrow
  80. » [SI-LIST] USB2.0 simulation by XTK!, Jack W.C. Lin
  81. » [SI-LIST] Re: Ground, the preferred reference plane, D G
  82. » [SI-LIST] Re: Dispersion, D G
  83. » [SI-LIST] Re: Differential Impedance; Traces w/o Ref Plane, D G
  84. » [SI-LIST] IPC-D-275, Jean Audet
  85. » [SI-LIST] Extra symbols, Loyer, Jeff
  86. » [SI-LIST] Re: Extra symbols, Drew
  87. » [SI-LIST] Re: IPC-D-275, pwelling
  88. » [SI-LIST] [SI-LIST]How to do the inductor layout in cadence?, Gurumurthy, Radhika
  89. » [SI-LIST] Re: Often overlooked effect of ground breaks, Tom Biggs
  90. » [SI-LIST] Return paths, Jayaprakash Balachandran
  91. » [SI-LIST] Paralleling Connector Pins, James H. Wise, P.E.
  92. » [SI-LIST] Re: Return paths, James_R_Jones
  93. » [SI-LIST] Question about "Multi-terminal networks" element in H-SPICE, Geping Liu
  94. » [SI-LIST] Steve Wood/TOSHIBA_TEE is out of the office., Steve . Wood
  95. » [SI-LIST] Hot Signal Integrity Position-Bay Area, Vijay Tailor
  96. » [SI-LIST] Which is Better Topology., Rahul R
  97. » [SI-LIST] spice, sumanbabu kollipara
  98. » [SI-LIST] AW: Yet another HSPICE error message, Schaefer, Andreas (Abg)
  99. » [SI-LIST] FW: Re: Ground, the preferred reference plane, Sanchez, Louis
  100. » [SI-LIST] HSTL classes and SSTL2, mittalr@xxxxxxxxxx
  101. » [SI-LIST] Re: Yet another HSPICE error message, Tracy Barclay
  102. » [SI-LIST] differential recevier parameters, zanglinyuan
  103. » [SI-LIST] Re: differential recevier parameters, Henrik G. Madsen
  104. » [SI-LIST] IBIS model, Balakrishnan K
  105. » [SI-LIST] Buffers, Ched-Chang Chai
  106. » [SI-LIST] Re: IBIS model, Ingraham, Andrew
  107. » [SI-LIST] Re: FW: Backplane Edge Plating, nsi041350-Roberts
  108. » [SI-LIST] Analogue & Digital Ground, KS Lau
  109. » [SI-LIST] Re: Xilinx decoupling, Nabi Rafie
  110. » [SI-LIST] Employment Opportunity in Bay Area, Ron Poon
  111. » [SI-LIST] TMS320 DSP, Gopalakrishnan Sethuraj
  112. » [SI-LIST] Regarding lost messages......., Ray Anderson
  113. » [SI-LIST] compare ADS dispersion with H-Spice W-element., Ron Miller
  114. » [SI-LIST] Repost: Accelerant Networks, Dr. Howard Johnson 6-12.5Gb/s backplane design seminar January 31,2003, Jim Tavacoli
  115. » [SI-LIST] Via Placement between two Differential-Pair Signals, SI Tek
  116. » [SI-LIST] IBIS model for switch, Renukaradhya Hiremath
  117. » [SI-LIST] DIMM Power Consumption, Adeel Malik
  118. » [SI-LIST] Re: DIMM Power Consumption, Adeel Malik
  119. » [SI-LIST] ADC Grounding question - FULLY differential system, JP Nicholls
  120. » [SI-LIST] How to connect vias to power ground plane?, Zhangkun
  121. » [SI-LIST] Hspice simulation in relates with capacitor, zanglinyuan
  122. » [SI-LIST] Re: Hspice simulation in relates with capacitor, Ingraham, Andrew
  123. » [SI-LIST] Hspice Limitations, Parthasarathy Sampath
  124. » [SI-LIST] Current density of Ribbon Cable, Adeel Malik
  125. » [SI-LIST] Better choice for AC coupling, zanglinyuan
  126. » [SI-LIST] Re: Current density of Ribbon Cable, Adeel Malik
  127. » [SI-LIST] MICTOR Model, Ariel Goldfarb
  128. » [SI-LIST] Formula for trace resistance not impedence, Chris Robertson
  129. » [SI-LIST] question about cpb manufacturer's capability, Anand Kulkarni
  130. » [SI-LIST] question about connectors and PCB manufacturers, Anand Kulkarni
  131. » [SI-LIST] Re: question about connectors and PCB manufacturers, Charles Anderson
  132. » [SI-LIST] Re: Hspice Limitations, Ingraham, Andrew
  133. » [SI-LIST] HSpice Question, Paul Levin
  134. » [SI-LIST] IBIS in HSPICE Question, Timothy Coyle
  135. » [SI-LIST] Re: Formula for trace resistance not impedence, D G
  136. » [SI-LIST] Differential Impedance Mismatch Rule of Thumb, Foor, Jacob
  137. » [SI-LIST] Question regarding the differential impedance, Reetesh Kapahi
  138. » [SI-LIST] Re: Question regarding the differential impedance, Sandor Daranyi
  139. » [SI-LIST] Re: compare ADS dispersion with H-Spice W-element., D G
  140. » [SI-LIST] Re: Differential Impedance Mismatch Rule of Thumb, MikonCons
  141. » [SI-LIST] RDRAM, Ched-Chang Chai
  142. » [SI-LIST] cross-talk between differential lines, andrea . salamon
  143. » [SI-LIST] Re: Better choice for AC Coulplilng(calrification), Ingraham, Andrew
  144. » [SI-LIST] SPICE simulation, Sidney S
  145. » [SI-LIST] Root Pwd, zawkhaing win
  146. » [SI-LIST] Question: Energy X'mit Directions of Maxwell's eq.s, ikanno
  147. » [SI-LIST] Differential probe model!, Jack W.C. Lin
  148. » [SI-LIST] Re: AWE and NILT, jizheng
  149. » [SI-LIST] Processor Data bus topology, Balakrishnan K
  150. » [SI-LIST] Re: Processor Data bus topology, Binosh Balachandra
  151. » [SI-LIST] Re: Question: Energy X'mit Directions of Maxwell's eq.s, Ched-Chang Chai
  152. » [SI-LIST] Ethernet MUX, peter zhu
  153. » [SI-LIST] simulation, Sidney S
  154. » [SI-LIST] Re: simulation, Clewell, Craig
  155. » [SI-LIST] SPECCTRAQuest users, Shawn Arnold
  156. » [SI-LIST] CALL FOR EMC COMPUTER MODELING AND SIMULATION DEMONSTRATIONS, Elya B. Joffe
  157. » [SI-LIST] Trace Length Calculation, Ched-Chang Chai
  158. » [SI-LIST] IEEE co-sponsored EMI/EMC seminar in India, Sambandam Karunakaran
  159. » [SI-LIST] Re: Ethernet MUX, scuba snail
  160. » [SI-LIST] Help for PCB stackup!, Kent Wu 947
  161. » [SI-LIST] Max Trace current, Bill Mueller
  162. » [SI-LIST] Re: Max Trace current, Harry Selfridge
  163. » [SI-LIST] Monte Carlo, Abe Riazi
  164. » [SI-LIST] Job Hunting, Maeda
  165. » [SI-LIST] Repeat mail with Attachment, Sambandam Karunakaran
  166. » [SI-LIST] Repeat mail - attachment is given below the mail, Sambandam Karunakaran
  167. » [SI-LIST] Looking for a paper about spiral inductor., Bi Han
  168. » [SI-LIST] hspice simulation issue in VCO, Bi Han
  169. » [SI-LIST] Re: hspice simulation issue in VCO, Ingraham, Andrew