Posts for si-list, 08-2007

  1. Home
  2. si-list
  3. Archive
  4. 08-2007

Browse: Last Month: 07-2007    Main Archive Page    Next Month: 09-2007

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] Building a SI department, mappiani
  2. » [SI-LIST] IBISCHK4 version 4.2.2 executables on-line!, Mirmak, Michael
  3. » [SI-LIST] Re: Circle bus topology; Circular Firing Squad?, Vinu Arumugham
  4. » [SI-LIST] GM/Buss. Dev. Mgr High Speed Interconnects, bruce harvie
  5. » [SI-LIST] mobile phone emi into nearby circuits, Doug Smith
  6. » [SI-LIST] CPU-Memory Simulation, Mohammad Haeri Kermani
  7. » [SI-LIST] GOOGLE - HW Leadership, Mountain View, CA, Nancy Malone
  8. » [SI-LIST] Separating IBIS or Spice models into single model files for ICAP/4 import (Intusoft), Peter Sørensen
  9. » [SI-LIST] SSN Analysis with IBIS 4.2/AMS (was Drivers ?), g_l_pratt
  10. » [SI-LIST] Asian IBIS Summit (China) Fifth Announcement, Bob Ross
  11. » [SI-LIST] IBIS seminar in Fremont CA on Oct 4-5, Lynne D. Green
  12. » [SI-LIST] DDR3 Fly by topology, raja
  13. » [SI-LIST] Boston Area EMI Workshop 8/22, Chris Herrick
  14. » [SI-LIST] PCIe Oscilloscope, Edi Fraiman
  15. » [SI-LIST] PCB layout free student version, olaney
  16. » [SI-LIST] Re: PCIe Oscilloscope, Jory McKinley
  17. » [SI-LIST] query, Aditya Chandra
  18. » [SI-LIST] Asian IBIS Summit (Japan) Fourth Announcement, Mirmak, Michael
  19. » [SI-LIST] Join the thousands of people who got slim, Addie Mullen
  20. » [SI-LIST] Customer support positions at Mentor Graphics, Fox, Andrea
  21. » [SI-LIST] need help with micro probes, axel stein
  22. » [SI-LIST] PCB with Embedded ESD Protection, Dr. B. Prasad
  23. » [SI-LIST] Re: PCB with Embedded ESD Protection, Srivats Partha
  24. » [SI-LIST] Reverse Pulse Technique method?, Pras venki
  25. » [SI-LIST] Re: Reverse Pulse Technique method?, olaney
  26. » [SI-LIST] reflection coeficient, sub mani
  27. » [SI-LIST] Re: reflection coeficient, olaney
  28. » [SI-LIST] SV: Separating IBIS or Spice models into single model files for ICAP/4 import (Intusoft), Peter Sørensen
  29. » [SI-LIST] Decoupling of digital power i PCB's, how do we avoid pole peaks in the impedance, how far up in frequency do we need low impedance, Peter Sørensen
  30. » [SI-LIST] RF and SI Engineer wanted at Amkor, Pommerenke, David
  31. » [SI-LIST] Asian IBIS Summit (China) Sixth Announcement, Bob Ross
  32. » [SI-LIST] Ansoft Worldwide Application Workshop in Bangalore (11 September 2007), Alex Teo
  33. » [SI-LIST] diff pairs and spacing, lthemanz
  34. » [SI-LIST] how tables (waveform/pullup/down etc..) in a IBIS files are used/interpeted by IBIS simulators, Sudhanshu SINGH
  35. » [SI-LIST] Pull up and pull down curves in PCI local bus specifications, rahul kumar
  36. » [SI-LIST] how to model the power supply current ?, jun feng
  37. » [SI-LIST] Power integrity post follow up, Julian Ferry
  38. » [SI-LIST] Re: Job Opening at 3PARData Inc, Chris Cheng
  39. » [SI-LIST] Re: Undershoot issues, Jory McKinley
  40. » [SI-LIST] WE# asserted but data does not toggle, Kenny Frohlich
  41. » [SI-LIST] Memory CAS Latency (CL2 vs CL3), Kenny Frohlich
  42. » [SI-LIST] SATA board to board connector question, Sihan Goi
  43. » [SI-LIST] Dynamic noise analysis of inverter, navaram kumar
  44. » [SI-LIST] regarding the stack up, Govinda samy
  45. » [SI-LIST] Re: SATA board to board connector question, olaney
  46. » [SI-LIST] FW: Re: SATA board to board connector question, Corey Kimble
  47. » [SI-LIST] signal integrity events coming up, Eric Bogatin
  48. » [SI-LIST] Power Decoupling, again...., Julian Ferry
  49. » [SI-LIST] Free SI training in Beijing China by IO Methodology on Sept. 10, Zhang Xinjun
  50. » [SI-LIST] software needed, jagaveer25
  51. » [SI-LIST] Re: software needed, Lee Ritchey
  52. » [SI-LIST] Asian IBIS Summit (Japan) Fifth Announcement, Mirmak, Michael
  53. » [SI-LIST] hi, jagaveer25
  54. » [SI-LIST] Re: hi, Srivats Partha
  55. » [SI-LIST] How to measure the resistance, inductance and capacitance parasitic of a packaged chip?, James H
  56. » [SI-LIST] Intern Position in Andover MA., Jim (James) Antonellis
  57. » [SI-LIST] Re: How to measure the resistance, inductance and capac itance parasitic of a packaged chip?, Clewell, Craig
  58. » [SI-LIST] AE Position for Spice Characterization Open in San Jose and Austin., Adrianna
  59. » [SI-LIST] Re: Stripline more lossy than Microstrip?, olaney
  60. » [SI-LIST] FW: Re: hi, Ray Anderson
  61. » [SI-LIST] Resonant Modes, xuzhengrong
  62. » [SI-LIST] Effect of PCB trace cross-section on SI, Paniraj G.
  63. » [SI-LIST] 答复: Resonant Modes, xuzhengrong
  64. » [SI-LIST] Re: Resonant Modes, xuzhengrong
  65. » [SI-LIST] DDR3 On-Board, J.Jebakumar Samuel
  66. » [SI-LIST] Conductor loss reduction at High Frequency, M Sridhar
  67. » [SI-LIST] Re: DDR3 On-Board, Alexandre . AMEDEO
  68. » [SI-LIST] Request for example transmission line models and their 2d solver results, Kirby Goulet
  69. » [SI-LIST] Request example transmission line structures for 2d field solver, Kirby Goulet
  70. » [SI-LIST] Re: Conductor loss reduction at High Frequency, olaney
  71. » [SI-LIST] Asian IBIS Summit (China) - Agenda, Bob Ross
  72. » [SI-LIST] fiber-weave effect alive and well?, agathon
  73. » [SI-LIST] Re: fiber-weave effect alive and well?, sengottuvel m.p.
  74. » [SI-LIST] Re: return path, sengottuvel m.p.
  75. » [SI-LIST] split plane crossing, Mak gudur
  76. » [SI-LIST] the difference of current profile between power supply path, signal path and return path in a circuit loop, xuzhengrong
  77. » [SI-LIST] Re: the difference of current profile between power supply path, signal path and return path in a circuit loop, Jory McKinley
  78. » [SI-LIST] TDR S-parameter and correlation, ZHENGGANG CHENG
  79. » [SI-LIST] Design Guide or Analysis?, Gregory R Edlund
  80. » [SI-LIST] Re: FW: TDR S-parameter and correlation, ZHENGGANG CHENG
  81. » [SI-LIST] Conduction cooled board, ganeshkumar.m
  82. » [SI-LIST] Cisco Systems Opportunities-San Bruno, California, Catherine Paradiso -X \(caparadi - Spherion at Cisco\)
  83. » [SI-LIST] How to properly simulate signal integrity across PCBs interconnected by Flex?, jeanpierrepoulin
  84. » [SI-LIST] hapice simulation of Z_tdr, ZHENGGANG CHENG