Posts for si-list, 04-2015

Browse: Last Month: 03-2015    Main Archive Page    Next Month: 05-2015

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] LVDS 2.5V Vcm(common mode) simulation measurement correlation, waqas chaudhary
  2. » [SI-LIST] Common mode perfornace of Serdes Channel, Tesla
  3. » [SI-LIST] How to model a simple 50 Ohm coax with thin coating of Ag as a return path., Don Girard
  4. » [SI-LIST] Re: How to model a simple 50 Ohm coax with thin coating of Ag as a return path., Bill_Csongradi
  5. » [SI-LIST] Fwd: on-die eye capture theory, Istvan Nagy
  6. » [SI-LIST] European IBIS Summit at SPI 2015 - Second Call for Presentations and Participation, Mirmak, Michael
  7. » [SI-LIST] PI workshop in Boston Area, David Vye
  8. » [SI-LIST] New papers to be posted and more, doug
  9. » [SI-LIST] ANN: Rel. v1.5 of PyBERT., David Banas
  10. » [SI-LIST] Why is my PCB loss so high?, Joel Brown
  11. » [SI-LIST] HDMI or DP EMI issue, jaehun jun
  12. » [SI-LIST] Job openings @ Qualcomm, Chen, Changzhong
  13. » [SI-LIST] decoupling cells in IBIS, anurag dwivedi
  14. » [SI-LIST] DDR3 Slew Rate Derating, 韩友仁
  15. » [SI-LIST] ANSYS Hosting free Power Integrity Workshop in Houston, TX, April 17th, Margaret Schmitt
  16. » [SI-LIST] Re: Experienced Signal Integrity Engineer, Lyndell Asbenson
  17. » [SI-LIST] How to DC-bias SERDES channel?, Carson Au
  18. » [SI-LIST] Derating values for DDR3-800/1066/1333/1600 tDS/tDH, mo han
  19. » [SI-LIST] one question about simulation tools, Chai, Zhongyong (Nokia - CN/Beijing)
  20. » [SI-LIST] UNSUSCRIBE, Steven Goloskov -X (sgolosko - RANDSTAD NORTH AMERICA LP at Cisco)
  21. » [SI-LIST] Not many more posts from here, Loyer, Jeff
  22. » [SI-LIST] Re: DisplayPort re-drivers, Hassan O . Ali
  23. » [SI-LIST] Why are there difference when calculating loss per unit length, HuangTao
  24. » [SI-LIST] HSTL single ended bus to FPGA EVB Connector, משה פריד
  25. » [SI-LIST] Trace Capacitance(to GND) and Trace Inductance, Praveen Kumar
  26. » [SI-LIST] Trace Impedance(to GND) and Trace Inductance(loop), Praveen Kumar
  27. » [SI-LIST] Why are there difference when calculating loss per unit length‏, HuangTao
  28. » [SI-LIST] Why are there difference when calculating loss per unit length?, 黄涛
  29. » [SI-LIST] [SAS 6GT] Compliance point issue IT/CT & IR/CR, steven.lu
  30. » [SI-LIST] European IBIS Summit at SPI 2015 - Third Call for Presentations and Participation, Mirmak, Michael
  31. » [SI-LIST] Ac threshold timings, Arjun Krishna
  32. » [SI-LIST] Ethernet PowerIntegrity modeling and calculating, bni i
  33. » [SI-LIST] PCB design webinar, May 7th, David Vye
  34. » [SI-LIST] 100ohm via model, Suresh Kumar
  35. » [SI-LIST] test, hu kaisheng
  36. » [SI-LIST] Thermal Simulations.- PCB, Arjun Krishna
  37. » [SI-LIST] Re: Bad Link?, David Vye
  38. » [SI-LIST] SPI 2015 in Berlin - Early Registration ends on Friday, April 24th, Ndip, Ivan
  39. » [SI-LIST] pcie base and pcie cem, mo han
  40. » [SI-LIST] Job opportunity at Texas Instruments, Inc. (EMC engineer), Rajen Murugan
  41. » [SI-LIST] Opening in Molex Singapore, satish pratapneni
  42. » [SI-LIST] Hey we're having a PI workshop in concord MA, David Vye
  43. » [SI-LIST] [SI-LIST]: PCIe3 Tx changing presets-waveform amplitude will change., vinod ah
  44. » [SI-LIST] Lab Testing of a HD Coax Connector & Cable, ManatoshGBaidya
  45. » [SI-LIST] Why is the excitation pattern sharp edged trapezoidal instead of a 10% triangular, Anto Davis
  46. » [SI-LIST] European IBIS Summit at SPI 2015 - Final Call for Presentations and Participation, Mirmak, Michael