Posts for si-list, 02-2011

  1. Home
  2. si-list
  3. Archive
  4. 02-2011

Browse: Last Month: 01-2011    Main Archive Page    Next Month: 03-2011

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] Re: relation between signal rise time and scope rise time, Alfred Lee
  2. » [SI-LIST] Testing for LTI, Rose, Michael
  3. » [SI-LIST] capacitors and bandwidth, Roy M
  4. » [SI-LIST] Re: Small temperature chamber recommendation, Jason Miller
  5. » [SI-LIST] Re: Power dissipation low or high, Geetha Balasubramanian
  6. » [SI-LIST] Re: capacitors and bandwidth, narasimha rao
  7. » [SI-LIST] Signal integrity and package design job at Global Unichip. San Jose, CA, larry . zu
  8. » [SI-LIST] Job opening, Mike DeVita
  9. » [SI-LIST] Re: Testing for LTI, Dmitriev-Zdorov, Vladimir
  10. » [SI-LIST] Using current measurements to track down secondary discharges, Doug Smith
  11. » [SI-LIST] AC coupling at video circuits, Roy M
  12. » [SI-LIST] Video AC coupling - how do I know the value, יובל קסי
  13. » [SI-LIST] DDR2 in hyperlynx - voltage swing level too high, Allan Wang
  14. » [SI-LIST] Voltage levels of DDR2 simulation in Hyperlynx, Allan Wang
  15. » [SI-LIST] Presentations from 2011 IBIS Summit at DesignCon on-line!, Mirmak, Michael
  16. » [SI-LIST] Alternative to Molex SD-73251-185 Connectors, axel stein
  17. » [SI-LIST] Welcome to the IBIS AMI Backchannel Reflector, Walter Katz
  18. » [SI-LIST] Power integrity and noise coupling free seminar, Cosmin Iorga
  19. » [SI-LIST] Digital F-mux, David Palmer
  20. » [SI-LIST] Ferrite beads, steve weir
  21. » [SI-LIST] CST Studio Suite, Lee Isaac
  22. » [SI-LIST] Looking for SI job in Southern California, ma mu
  23. » [SI-LIST] Adding jitter to IBIS-AMI, Rose, Michael
  24. » [SI-LIST] High-speed 2 pin connector, Ravinder . Ajmani
  25. » [SI-LIST] Seeking a Solution for connecting 2 PCBs, Hirshtal Itzhak
  26. » [SI-LIST] Power Plane impedance simulation in PowerSI, Dan
  27. » [SI-LIST] OT: Overvoltage breakdown on 120 nm silicon?, Dimiter Popoff
  28. » [SI-LIST] Signal Integrity Application Engineer Opening, Neely, Mark
  29. » [SI-LIST] Re: OT: Overvoltage breakdown on 120 nm silicon?, Dimiter Popoff
  30. » [SI-LIST] Model of the Agilent E2675A browser probe, Moreira, Jose
  31. » [SI-LIST] SI position at Cypress Semiconductor, Vipul Badoni
  32. » [SI-LIST] USB 2.0 trace legth limit?, Grasso, Charles
  33. » [SI-LIST] PCB trace routing over wide VSS plane, Sanjay G
  34. » [SI-LIST] Zs, Zpdn, Zload relation in PDN design, Rajesh K
  35. » [SI-LIST] Sr. PCB Design Engineer job at FCI USA LLC, Etters, PA, Vittal.Balasubramanian
  36. » [SI-LIST] Call for Signal Integrity and Power Integrity Paper Abstract, sanjeev_gupta
  37. » [SI-LIST] looking for Opportunity in IC Packaging and SI, Karthik P
  38. » [SI-LIST] Looking for PCB Design/Applications Engineer Opportunity, Ludmila Dickerson
  39. » [SI-LIST] Signal Integrity position open at Cray, Inc. in Chippewa Falls, WI, Brian D. Johnson
  40. » [SI-LIST] backplane PDN/EMC challenges, qantrix
  41. » [SI-LIST] Join the Agilent EEsof EDA high speed digital team, colin_warwick
  42. » [SI-LIST] Opening for Senior HW Design Engineer, Toronto, Nima Lotfi
  43. » [SI-LIST] proper Rref for return loss sim, agathon
  44. » [SI-LIST] Passive Probe, See Hour
  45. » [SI-LIST] simple hspice behavioral tx deemphasis, agathon
  46. » [SI-LIST] Opportunity for Sr Electrical Engineer - SI/PI, rdlehma1
  47. » [SI-LIST] Two Layer PCB_50 ohm impedance, rajesh kumar
  48. » [SI-LIST] FW: Re: Passive Probe, Orin Laney
  49. » [SI-LIST] EBD model of DDR2 RDIMM R/C G, John Lee
  50. » [SI-LIST] Hi, Tony