[SI-LIST] about n-well parameters in standard 0.18um logic cmos process

From: Bi Han <mike_bihan@xxxxxxxxxxxx>
To: List` Si <si-list@xxxxxxxxxxxxx>
Date: Sun, 9 Feb 2003 22:38:41 +0800 (CST)


---------------------------------

I have a question about the 'thickness' and 'conductivity' parameters of 
N-well in standard 2-well 0.18um CMOS Logic process, thanks! 

These two parameters are very critical for the performance of RF passive 
parameters. thanks again!

brief info will also be helpful!

 




Bi,Hai          

SJTU, Emlab

 

 



---------------------------------
Do You Yahoo!?
"ÑÅ»¢½ÚÈÕ´ó×ªÅÌ¾ªÏ²²»¶Ï ¿ìÀÖ½ÚÈÕºÃÀñÁ¬Á¬!"

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Follow-Ups:
- [SI-LIST] Re: about n-well parameters in standard 0.18um logic cmosprocess
  - From: Sandy Taylor

[SI-LIST] about n-well parameters in standard 0.18um logic cmos process

Other related posts: