[SI-LIST] about n-well parameters in standard 0.18um logic cmos process


I have a question about the 'thickness' and 'conductivity' parameters of 
N-well in standard 2-well 0.18um CMOS Logic process, thanks! 

These two parameters are very critical for the performance of RF passive 
parameters. thanks again!

brief info will also be helpful!



SJTU, Emlab



Do You Yahoo!?
"ÑÅ»¢½ÚÈÕ´óתÅ̾ªÏ²²»¶Ï ¿ìÀÖ½ÚÈÕºÃÀñÁ¬Á¬!"

To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
or at our remote archives:
Old (prior to June 6, 2001) list archives are viewable at:

Other related posts: