[SI-LIST] What is FailSafe/Non-Failsafe ESD.

Hi Experts,

I am aware that "Any system with full Failsafe protection ensures the
known output for all types of input failsafe conditions".

But, how is this implemented in the ESD circuits designed for I/O
buffers?

What is the difference between Failsafe ESD and Non-Failsafe ESD, both
in circuit topology and functionality?

Any help will be apreciated, Thanks in Advance.

Best Regards,
Siva







Confidentiality Notice=0D

The information contained in this electronic message and any attachments to=
 this message are intended
for the exclusive use of the addressee(s) and may contain confidential or=
 privileged information. If
you are not the intended recipient, please notify the sender at Wipro or=
 Mailadmin@xxxxxxxxx immediately
and destroy all copies of this message and any attachments.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: