[SI-LIST] Webinar on Differential IBIS Models

Cadence Design Systems presents the next webinar in the IBIS Modeling
series:

Creating Accurate IBIS Models for Differential I/O Buffers

Dr. Lynne Green, Sr. Member Consulting Staff, Cadence Design Systems
Arpad Muryani, Senior Signal Integrity Engineer, Intel Corporation
Wednesday, October 8, 2003 at 10:00-11:00 AM Pacific Time

Design space exploration using signal integrity tools such as
SPECCTRAQuest requires
accurate IBIS models. However, translating SPICE models to IBIS models
has typically
relied on a time-consuming and error-prone process. All too often,
resulting inaccuracies
surfaced late in the design process.  This webinar builds on the proven
methodology
presented recently by Dr. Lynne Green in the recent Cadence
SPICE-to-IBIS Modeling
Methodology webinar.

Learn More > http://www.cadencepcb.com/webinar/IBISDiff/learnmore.asp
Register > http://www.cadencepcb.com/webinar/IBISDiff/registration.asp

Archived webinars > http://www.cadencepcb.com/webinar/
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: