[SI-LIST] The Implications of Nonmonotonic Transitions

I have a nonmonotonic transition on a processor¢s data line.  
 
Example: 
On a rising edge the signal passes the Vih(min), then back below it, and then 
again back above Vih(min). Termination may not be possible due to packaging 
constraints and the vendor will most likely only endorse an ideal square wave.  
 
The timing concern is that this ringing from a reflection would push into the 
setup time. However, the signal is stable before the required setup time of the 
interface, therefore, no impact.
 
The signal integrity concern is that does this nonmonotonic transition have any 
impact to the LVCMOS (not sstl) at the receiving end? Even though the signal is 
an acceptable high voltage at the setup time.
 
I have looked back through my device physics books from school attempting to 
find what impacts nonmonotonic transitions present to CMOS with no success. I 
have done web searches only finding papers talking about the results on the 
timing margin or leading into termination techniques.
 
Are nonmonotonic transitions acceptable to CMOS outside of setup times?  Can 
anyone suggest further reading sources?
 
Your help is appreciated,
Joe Engineer

      
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: