[SI-LIST] Terrmination techniques in SoCs ???

  • From: manthos labropoulos <manthoslmp@xxxxxxxx>
  • To: si-list@xxxxxxxxxxxxx
  • Date: Wed, 15 Oct 2003 15:24:02 +0100 (BST)

Hi all,

I' ve seen a lot of articles about termination
techniques for hich speed interconnects in PCBs.

Can you please tell me if termination techniques are
used in System on Chips ?

Are these the same termination techniques used in PCBs
?
(resistors, clumping diodes ...)

Thanks a lot.

Matheos

____________________________________________________________
Do You Yahoo!?
Αποκτήστε τη δωρεάν @yahoo.gr διεύθυνση σας στο http://www.otenet.gr
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts:

  • » [SI-LIST] Terrmination techniques in SoCs ???