[SI-LIST] Switch Mode DC-DC Buck Regulator Efficiency

Gurus:
I am trying to create a MOSFET loss spreadsheet for a Switch Mode DC-DC buck
regulator. I had a few questions:

1) Should the conduction loss for the top and bottom MOSFET be thus:

   PC = D (IO2 x RDSON-HI x 1.3) (High-Side) PC = (1 - D) x (IO2 x
RDSON-LOx 1.3) (Low-Side)

or thus:

   PC = D2 (IO2 x RDSON-HI x 1.3) (High-Side) PC = (1 - D)2 x (IO2 x R
DSON-LO x 1.3) (Low-Side)

I am having a confusion that the 2nd set of formulae might be correct,
because the RMS current through the top MOSFET is DIO, and that through the
bottom MOSFET is (1-D)IO

2) Is the gate charging loss generally very low in comparison to the
switching loss and conduction loss for the bottom MOSFET? Will the gate
charging loss not be considerable if the QG of the MOSFET is very very high?


Regards,
Avtaar


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: