[SI-LIST] Stackup issue

Hello Gurus,
We are working on an aveonics PCB where high voltage(AC 115V) and low 
voltage(5V) signals are used. Due to EMI/EMC issues, there are few design 
changes and also we are intented to increase the stackup.
We are using the following stackup:
L1---HV
L2---HV
L3---HV
L4---HV
L5---HV
L6---HV
L7----Cu shielding between HV & LV signals
L8----LV & power
L9----LV
L10---LV
We are worried whether the above stackup does the proper isolation between LV 
and HV signals.
Your comments are welcome.

Regards,
Sathish





The information contained in this electronic message and any attachments to 
this message are intended for the exclusive use of the addressee(s) and may 
contain proprietary, confidential or privileged information. If you are not the 
intended recipient, you should not disseminate, distribute or copy this e-mail. 
Please notify the sender immediately and destroy all copies of this message and 
any attachments.

WARNING: Computer viruses can be transmitted via email. The recipient should 
check this email and any attachments for the presence of viruses. The company 
accepts no liability for any damage caused by any virus transmitted by this 
email.

www.wipro.com
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: